riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

try to enlarge write buffers in ini writer, but these codes should be fully reworked

This commit is contained in:
tangxifan 2019-11-02 18:33:05 -06:00
parent 3ad2a93539
commit c681726124
2 changed files with 2 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vpr7_x2p/vpr/SRC/fpga_x2p/verilog/verilog_api.c
View File

@ -418,13 +418,11 @@ void vpr_fpga_verilog(ModuleManager& module_manager,
std::string(src_dir_path));
/* Output script for formality */
/*
write_formality_script(vpr_setup.FPGA_SPICE_Opts.SynVerilogOpts,
fm_dir_path,
src_dir_path,
chomped_circuit_name,
*(Arch.spice));
*/
/* Print out top-level testbench using random vectors */
std::string random_top_testbench_file_path = std::string(src_dir_path)

4
vpr7_x2p/vpr/SRC/fpga_x2p/verilog/verilog_formality_autodeck.c
View File

@ -177,8 +177,8 @@ void write_formality_script (t_syn_verilog_opts fpga_verilog_opts,
char* formality_script_file_name = NULL;
char* benchmark_path = NULL;
char* original_output_name = NULL;
char WriteBuffer[200];
char INI_lbl[20];
char WriteBuffer[4096];
char INI_lbl[4096];
/* int output_length; */
/* int pos; */
FILE* fp = NULL;