riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

replace hyperlink with more stable :ref: link

This commit is contained in:
bbleaptrot 2021-04-19 08:38:09 -06:00 committed by GitHub
parent 64b2700979
commit beed1ce31e
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 2 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
docs/source/tutorials/arch_modeling/user_defined_temp_tutorial.rst
View File

@ -5,7 +5,7 @@ Introduction and Setup
**In this tutorial, we will** **In this tutorial, we will**
- Provide the motivation for generating the user_defined_template.v verilog file - Provide the motivation for generating the user_defined_template.v verilog file
- Go through a generated user_defined_template.v file to demonstrate how to use it - Go through a generated user_defined_template.v file to demonstrate how to use it
Through this tutorial, we will show how and when to use the ``user_defined_template.v`` file. Through this tutorial, we will show how and when to use the :ref:`cmdoption-arg-user_defined_templates.v` file.
To begin the tutorial, we start with a modified version of the hard adder task that comes with OpenFPGA. To begin the tutorial, we start with a modified version of the hard adder task that comes with OpenFPGA.
To follow along, go to the root directory of OpenFPGA and enter: To follow along, go to the root directory of OpenFPGA and enter:
@ -85,7 +85,7 @@ The task should now complete without any errors.
Fixing the Error with user_defined_template.v Fixing the Error with user_defined_template.v
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
The `user_defined_template.v`_ file can be found starting from the root directory and entering: The :ref:`cmdoption-arg-user_defined_templates.v` file can be found starting from the root directory and entering:
.. code-block:: bash .. code-block:: bash
@ -167,4 +167,3 @@ Finally, rerun this command from the OpenFPGA root directory to ensure it is wor
python3 openfpga_flow/scripts_run_fpga_task.py fpga_verilog/adder/hard_adder --debug --show_thread_logs python3 openfpga_flow/scripts_run_fpga_task.py fpga_verilog/adder/hard_adder --debug --show_thread_logs
.. _user_defined_template.v: https://openfpga.readthedocs.io/en/master/manual/fpga_verilog/fabric_netlist/#cmdoption-arg-user_defined_templates.v