riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[core] fixed a critical bug which causes undriven nets on config bus in group config block

This commit is contained in:
tangxifan 2023-08-04 16:45:15 -07:00
parent 64c0839e30
commit bb9cf6dbcb
1 changed files with 5 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
openfpga/src/fabric/build_memory_modules.cpp
View File

@ -1544,11 +1544,15 @@ int add_physical_memory_module(ModuleManager& module_manager,
BasicPort des_port = module_manager.module_port(des_module, des_port_id); BasicPort des_port = module_manager.module_port(des_module, des_port_id);
/* Build nets */ /* Build nets */
for (size_t ipin = 0; ipin < des_port.pins().size(); ++ipin) { for (size_t ipin = 0; ipin < des_port.pins().size(); ++ipin) {
VTR_LOGV(verbose,
"Building net '%s[%lu].%s[%lu]' -> '%s[%lu].%s[%lu]\n",
module_manager.module_name(phy_mem_module).c_str(), phy_mem_instance, src_port.get_name().c_str(), curr_mem_pin_index[port_type],
module_manager.module_name(des_module).c_str(), des_instance, des_port.get_name().c_str(), des_port.pins()[ipin]);
/* Create a net and add source and sink to it */ /* Create a net and add source and sink to it */
ModuleNetId net = create_module_source_pin_net( ModuleNetId net = create_module_source_pin_net(
module_manager, curr_module, phy_mem_module, phy_mem_instance, module_manager, curr_module, phy_mem_module, phy_mem_instance,
src_port_id, src_port.pins()[curr_mem_pin_index[port_type]]); src_port_id, src_port.pins()[curr_mem_pin_index[port_type]]);
if (module_manager.valid_module_net_id(curr_module, net)) { if (!module_manager.valid_module_net_id(curr_module, net)) {
return CMD_EXEC_FATAL_ERROR; return CMD_EXEC_FATAL_ERROR;
} }
/* Add net sink */ /* Add net sink */