riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

add warning to force formal_verification_top_netlist enabled

This commit is contained in:
tangxifan 2020-02-27 13:28:21 -07:00
parent 078f72320f
commit b010fc1983
1 changed files with 5 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
openfpga/src/fpga_verilog/verilog_testbench_options.cpp
View File

@ -2,6 +2,7 @@
* Memember functions for data structure VerilogTestbenchOption
******************************************************************************/
#include "vtr_assert.h"
#include "vtr_log.h"
#include "verilog_testbench_options.h"
@ -81,7 +82,10 @@ void VerilogTestbenchOption::set_print_preconfig_top_testbench(const bool& enabl
&& (!reference_benchmark_file_path_.empty());
/* Enable print formal verification top_netlist if this is enabled */
if (true == print_preconfig_top_testbench_) {
print_formal_verification_top_netlist_ = true;
if (false == print_formal_verification_top_netlist_) {
VTR_LOG_WARN("Forcely enable to print top-level Verilog netlist in formal verification purpose as print pre-configured top-level Verilog testbench is enabled\n");
print_formal_verification_top_netlist_ = true;
}
}
}