riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

bug fix in doc about showing example fabric bitstream

This commit is contained in:
Xifan Tang 2020-07-26 22:50:06 -06:00
parent 872a35fc60
commit aef1d7ba63
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
docs/source/manual/fpga_bitstream/fabric_dependent_bitstream.rst
View File

@ -34,7 +34,7 @@ The information depends on the type of configuration procotol.
The second line represents the Word-Line address and configuration bit.
For example
.. code_block:: xml
.. code-block:: xml
<bitline_address> <bit_value>
<wordline_address> <bit_value>
@ -49,7 +49,7 @@ The information depends on the type of configuration procotol.
Multiple lines will be included, each of which is organized as <address><space><bit>.
For example
.. code_block:: xml
.. code-block:: xml
<frame_address> <bit_value>
<frame_address> <bit_value>
@ -76,7 +76,7 @@ In principle, the file consist a number of XML node ``<bit>``, each bit contains
A quick example:
.. code_block:: xml
.. code-block:: xml
<bit id="0" value="1">
<hierarchy>
@ -97,7 +97,7 @@ Other information may depend on the type of configuration procotol.
A quick example:
.. code_block:: xml
.. code-block:: xml
<bit id="0" value="1">
<hierarchy>
@ -117,7 +117,7 @@ Other information may depend on the type of configuration procotol.
A quick example:
.. code_block:: xml
.. code-block:: xml
<bit id="0" value="1">
<hierarchy>