riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

build.yml flow is updated with basic_reg_yosys_only_test

This commit is contained in:
Awais Abbas 2022-01-14 15:45:22 +05:00
parent 469b3a960c
commit ad7d29b975
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
.github/workflows/build.yml vendored
View File

@ -229,6 +229,7 @@ jobs:
fail-fast: false fail-fast: false
matrix: matrix:
config: config:
- name: basic_reg_yosys_only_test
- name: basic_reg_test - name: basic_reg_test
- name: fpga_verilog_reg_test - name: fpga_verilog_reg_test
- name: fpga_bitstream_reg_test - name: fpga_bitstream_reg_test
@ -282,6 +283,7 @@ jobs:
fail-fast: false fail-fast: false
matrix: matrix:
config: config:
- name: basic_reg_yosys_only_test
- name: basic_reg_test - name: basic_reg_test
- name: fpga_verilog_reg_test - name: fpga_verilog_reg_test
- name: fpga_bitstream_reg_test - name: fpga_bitstream_reg_test