riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

basic reg test updated

This commit is contained in:
Awais Abbas 2022-01-14 15:44:26 +05:00
parent 793e40cb95
commit 469b3a960c
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
openfpga_flow/regression_test_scripts/basic_reg_yosys_only_test.sh
View File

@ -9,8 +9,8 @@ PYTHON_EXEC=python3.8
echo -e "Basic regression tests for Yosys-only flow";
echo -e "Testing configuration chain of a K4N4 FPGA";
run-task basic_tests/verific_test --debug --show_thread_logs
run-task basic_tests/yosys_only --debug --show_thread_logs
# Repgression test to test multi-user enviroment
cp -r */*/basic_tests/full_testbench/configuration_chain /tmp/
cd /tmp/ && run-task configuration_chain --debug --show_thread_logs
cp -r */*/basic_tests/yosys_only /tmp/
cd /tmp/ && run-task yosys_only --debug --show_thread_logs