riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Address follow up from PR 1259 (1)

This commit is contained in:
chungshien 2023-08-11 08:06:57 -07:00
parent 6c0df8da20
commit aabbd330b3
1 changed files with 17 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
openfpga/src/fpga_bitstream/write_text_fabric_bitstream.cpp
View File

@ -358,6 +358,23 @@ static int fast_write_memory_bank_flatten_fabric_bitstream_to_text_file(
// (1 << (bl & 7)) - This is to find Bit index of the BL
// within that Byte index
// When we '&' both, we can know if that BL is set or unset
/*
-----------------------------------------------------------------
| bit (bl) | Byte index (bl >> 3) | Bit index (1 << (bl & 7)) |
|----------------------------------------------------------------
| 0 | 0 | b0000_0001 (or 0x01) |
| 1 | 0 | b0000_0010 (or 0x02) |
| 2 | 0 | b0000_0100 (or 0x04) |
| 3 | 0 | b0000_1000 (or 0x08) |
| 4 | 0 | b0001_0000 (or 0x10) |
| 5 | 0 | b0010_0000 (or 0x20) |
| 6 | 0 | b0100_0000 (or 0x40) |
| 7 | 0 | b1000_0000 (or 0x80) |
| 8 | 1 | b0000_0001 (or 0x01) |
| ... | ... | ... |
------------------------------------------------------------------
Each BL can be uniquely represented by bit slice in byte array
*/
for (size_t bl = 0; bl < lengths.bl; bl++) {
if (mask[bl >> 3] & (1 << (bl & 7))) {
if (data[bl >> 3] & (1 << (bl & 7))) {