riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Address follow up from PR 1259

This commit is contained in:
chungshien 2023-08-11 07:59:53 -07:00
parent 9124225ab6
commit 6c0df8da20
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
openfpga/src/fpga_bitstream/write_xml_fabric_bitstream.cpp
View File

@ -132,16 +132,16 @@ static int write_fabric_config_bit_to_xml_file(
VTR_ASSERT((fabric_size_t)(wl_addr.size()) == lengths.wl);
}
fp << "<bl address=\"";
memset(&bl_addr[bit.bl], '1', 1);
bl_addr.replace(bit.bl, 1, "1");
fp << bl_addr.c_str();
memset(&bl_addr[bit.bl], 'x', 1);
bl_addr.replace(bit.bl, 1, "x");
fp << "\"/>\n";
/* Word line address */
write_tab_to_file(fp, xml_hierarchy_depth + 1);
fp << "<wl address=\"";
memset(&wl_addr[bit.wl], '1', 1);
wl_addr.replace(bit.wl, 1, "1");
fp << wl_addr.c_str();
memset(&wl_addr[bit.wl], '0', 1);
wl_addr.replace(bit.wl, 1, "0");
fp << "\"/>\n";
} else {
/* Bit line address */