riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Update_doc_circuit_level_bug_image

This commit is contained in:
Aurelien Alacchi 2018-10-08 15:48:54 -06:00
parent f79913f379
commit a318f8e20e
1 changed files with 8 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
docs/source/arch_lang/circuit_modules.rst
View File

@ -124,7 +124,9 @@ Inverters and Buffers
**Inverter x1 example** :: **Inverter x1 example** ::
.. _fig_Inverter_1: :numref:`fig_inv1` is the inverter symbol depicted in this example.
.. _fig_inv1:
.. figure:: ./figures/Inverter_1.png .. figure:: ./figures/Inverter_1.png
:scale: 100% :scale: 100%
@ -148,7 +150,9 @@ This example shows:
**Buffer x2 example** :: **Buffer x2 example** ::
.. _fig_Buffer: :numref:`fig_buff` is the buffer symbol depicted in this example.
.. _fig_buff:
.. figure:: ./figures/Buffer.png .. figure:: ./figures/Buffer.png
:scale: 100% :scale: 100%
@ -172,6 +176,8 @@ This example shows:
**Tapered inverter x16 example** :: **Tapered inverter x16 example** ::
:numref:`fig_invtap4` is the tapered inverter symbol depicted this example.
.. _fig_invtap4: .. _fig_invtap4:
.. figure:: ./figures/Tapered_inverter.png .. figure:: ./figures/Tapered_inverter.png