riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Update_doc_circuit_level_bug_image

This commit is contained in:
Aurelien Alacchi 2018-10-08 15:42:19 -06:00
parent 44bdca0429
commit f79913f379
1 changed files with 7 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
docs/source/arch_lang/circuit_modules.rst
View File

@ -124,6 +124,8 @@ Inverters and Buffers
**Inverter x1 example** ::
.. _fig_Inverter_1:
.. figure:: ./figures/Inverter_1.png
:scale: 100%
:alt: map to buried treasure
@ -146,11 +148,13 @@ This example shows:
**Buffer x2 example** ::
.. _fig_Buffer:
.. figure:: ./figures/Buffer.png
:scale: 100%
:alt: map to buried treasure
The XML code to describe this inverter is:
The XML code to describe this buffer is:
.. code-block:: xml
@ -168,6 +172,8 @@ This example shows:
**Tapered inverter x16 example** ::
.. _fig_invtap4:
.. figure:: ./figures/Tapered_inverter.png
:scale: 100%
:alt: map to buried treasure