riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[CI] Updated test

This commit is contained in:
Ganesh Gore 2021-02-08 11:11:00 -07:00
parent 18070954d8
commit 9c5e1b1478
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
.github/workflows/basic_reg_test.sh vendored
View File

@ -118,5 +118,5 @@ echo -e "Testing yosys flow using custom ys script for running quicklogic device
run-task quicklogic_tests/flow_test --debug --show_thread_logs run-task quicklogic_tests/flow_test --debug --show_thread_logs
# Repgression test to test multi-user enviroment # Repgression test to test multi-user enviroment
cp -r */*/fpga_sdc/sdc_time_unit /tmp/ cp -r */*/basic_test/full_testbench/configuration_chain /tmp/
cd /tmp/ && run-task sdc_time_unit cd /tmp/ && run-task configuration_chain