riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[CI] Moved test to basic test

This commit is contained in:
Ganesh Gore 2021-02-08 10:20:57 -07:00
parent ede5f8ed58
commit 18070954d8
2 changed files with 4 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
.github/workflows/basic_reg_test.sh vendored
View File

@ -116,3 +116,7 @@ run-task basic_tests/global_tile_ports/global_tile_4clock --debug --show_thread_
echo -e "Testing yosys flow using custom ys script for running quicklogic device";
run-task quicklogic_tests/flow_test --debug --show_thread_logs
# Repgression test to test multi-user enviroment
cp -r */*/fpga_sdc/sdc_time_unit /tmp/
cd /tmp/ && run-task sdc_time_unit

7
.github/workflows/fpga_sdc_reg_test.sh vendored
View File

@ -10,10 +10,3 @@ echo -e "FPGA-SDC regression tests";
echo -e "Testing SDC generation with time units";
run-task fpga_sdc/sdc_time_unit --debug --show_thread_logs
# Repgression test to test multi-user enviroment
# TODO : While restructuring regression test files
# move this to separate file
cp -r */*/fpga_sdc/sdc_time_unit /tmp/
cd /tmp/ && run-task sdc_time_unit