riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[Test] Typo fix

This commit is contained in:
tangxifan 2022-01-31 13:03:45 -08:00
parent da8fc0f5d4
commit 9871fe88fb
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
openfpga_flow/regression_test_scripts/fpga_verilog_reg_test.sh
View File

@ -145,4 +145,4 @@ run-task fpga_verilog/verilog_netlist_formats/embed_bitstream_none --debug --sho
run-task fpga_verilog/verilog_netlist_formats/embed_bitstream_modelsim --debug --show_thread_logs
echo -e "Testing the netlist generation by forcing the use of relative paths";
run-task fpga_verilog/verilog_netlist_formats/use_relative_path--debug --show_thread_logs
run-task fpga_verilog/verilog_netlist_formats/use_relative_path --debug --show_thread_logs