riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge branch 'multimode_clb' of https://github.com/LNIS-Projects/OpenFPGA into multimode_clb

This commit is contained in:
tangxifan 2019-04-30 14:30:38 -06:00
parent 42daadee2f 1ab4688339
commit 974af5a2ae
1 changed files with 7 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
vpr7_x2p/vpr/SRC/fpga_x2p/verilog/verilog_sdc_pb_types.c
View File

@ -274,17 +274,15 @@ void dump_sdc_pb_graph_pin_interc(t_sram_orgz_info* cur_sram_orgz_info,
sprintf(set_disable_path, "%s/%s_%d_", input_buffer_path, input_buffer_name,
des_pb_graph_pin->input_edges[iedge]->nb_pin);
if (NULL == des_pb_graph_pin->input_edges[iedge]->delay_first_segment) {
des_pb_graph_pin->input_edges[iedge]->delay_first_segment = "0";
if (NULL != des_pb_graph_pin->input_edges[iedge]->delay_first_segment) {
fprintf (fp, "set_max_delay -from %s -to %s/%s %s \n", from_path, set_disable_path, input_buffer_in,
to_path, des_pb_graph_pin->input_edges[iedge]->delay_first_segment);
}
if (NULL == des_pb_graph_pin->input_edges[iedge]->delay_second_segment) {
des_pb_graph_pin->input_edges[iedge]->delay_second_segment = "0";
}
fprintf (fp, "set_max_delay -from %s -to %s/%s %s \n", from_path, set_disable_path, input_buffer_in,
des_pb_graph_pin->input_edges[iedge]->delay_first_segment);
fprintf (fp, "set_disable_timing -from %s -to %s %s \n", input_buffer_in, input_buffer_out, set_disable_path);
fprintf (fp, "set_max_delay -from %s/%s -to %s %s \n", set_disable_path, input_buffer_out,
to_path, des_pb_graph_pin->input_edges[iedge]->delay_second_segment);
if (NULL != des_pb_graph_pin->input_edges[iedge]->delay_second_segment) {
fprintf (fp, "set_max_delay -from %s/%s -to %s %s \n", set_disable_path, input_buffer_out,
to_path, des_pb_graph_pin->input_edges[iedge]->delay_second_segment);
}
my_free(input_buffer_path);
my_free(set_disable_path);
}