riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

critical bug fixing

This commit is contained in:
tangxifan 2019-04-30 14:30:17 -06:00
parent c46c0fc97d
commit 42daadee2f
2 changed files with 10 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
vpr7_x2p/vpr/SRC/fpga_x2p/base/fpga_x2p_lut_utils.c
View File

@ -568,6 +568,13 @@ void adapt_truth_table_for_frac_lut(t_pb_graph_pin* lut_out_pb_graph_pin,
assert(NULL != lut_out_pb_graph_pin);
/* find the corresponding SPICE model output port and assoicated lut_output_mask */
lut_frac_level = get_pb_graph_pin_lut_frac_level(lut_out_pb_graph_pin);
/* No adaption required for when the lut_frac_level is not set */
if (OPEN == lut_frac_level) {
return;
}
/* find the corresponding SPICE model output port and assoicated lut_output_mask */
lut_output_mask = get_pb_graph_pin_lut_output_mask(lut_out_pb_graph_pin);
/* Apply modification to the truth table */

6
vpr7_x2p/vpr/SRC/fpga_x2p/router/fpga_x2p_pb_rr_graph.c
View File

@ -1321,9 +1321,6 @@ void alloc_and_load_rr_graph_for_phy_pb(INP t_pb* cur_op_pb,
/* Build prev nodes list for rr_nodes */
alloc_and_load_prev_node_list_rr_graph_rr_nodes(cur_phy_pb->rr_graph);
/* Allocate structs routing information */
alloc_and_load_rr_graph_route_structs(cur_phy_pb->rr_graph);
/* Find the nets inside the pb and initialize the rr_graph */
alloc_and_load_phy_pb_rr_graph_nets(cur_op_pb, cur_phy_pb->rr_graph,
L_num_vpack_nets, L_vpack_net);
@ -1346,6 +1343,9 @@ void alloc_and_load_rr_graph_for_phy_pb(INP t_pb* cur_op_pb,
add_virtual_sources_to_rr_graph_multi_sources(cur_phy_pb->rr_graph);
/* Allocate structs routing information */
alloc_and_load_rr_graph_route_structs(cur_phy_pb->rr_graph);
return;
}