riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

minor update on arch to use auto layout sizing

This commit is contained in:
tangxifan 2020-04-18 18:43:56 -06:00
parent 2f3a36ee81
commit 95863e996a
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
openfpga_flow/arch/vpr_only_templates/k6_frac_N10_tileable_adder_register_scan_chain_depop50_40nm.xml
View File

@ -142,19 +142,19 @@
This is strongly recommended if you want to PnR large FPGA fabric
-->
<layout tileable="true">
<!--auto_layout aspect_ratio="1.0"-->
<auto_layout aspect_ratio="1.0">
<!-- Apply a fixed layout of 2x2 core array.
VPR8 considers the I/O ring in the array size
Therefore the height and width are both 4
-->
<fixed_layout name="32x32" width="34" height="34">
<!-- fixed_layout name="32x32" width="34" height="34" -->
<!--Perimeter of 'io' blocks with 'EMPTY' blocks at corners-->
<perimeter type="io" priority="100"/>
<corners type="EMPTY" priority="101"/>
<!--Fill with 'clb'-->
<fill type="clb" priority="10"/>
</fixed_layout>
<!-- /auto_layout -->
<!-- /fixed_layout -->
</auto_layout>
</layout>
<device>
<sizing R_minW_nmos="8926" R_minW_pmos="16067"/>