riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

fix mistake in first line of page

This commit is contained in:
bbleaptrot 2021-06-16 12:45:04 -06:00 committed by GitHub
parent 624e9f3bb7
commit 858bb2f21e
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
docs/source/tutorials/arch_modeling/user_defined_temp_tutorial.rst
View File

@ -1,4 +1,4 @@
.. tutorial_user_def_temp: .. _tutorial_user_def_temp:
Integrating Custom Verilog Modules with user_defined_template.v Integrating Custom Verilog Modules with user_defined_template.v
================================================================ ================================================================