riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #222 from lnis-uofu/gg_cleanup 

[Flow] ACE is optional during flow script, only runs when power estimation is on
This commit is contained in:
tangxifan 2021-02-08 10:08:47 -07:00 committed by GitHub
parent 9020577e80 6cdc31f073
commit 80a4872ba0
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 2 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
openfpga_flow/scripts/run_fpga_flow.py
View File

@ -257,17 +257,12 @@ def main():
logger.info('Running "yosys_vpr" Flow') logger.info('Running "yosys_vpr" Flow')
run_yosys_with_abc() run_yosys_with_abc()
# TODO Make it optional if activity file is provided # TODO Make it optional if activity file is provided
run_ace2()
run_pro_blif_3arg()
if args.power: if args.power:
run_ace2()
run_pro_blif_3arg()
run_rewrite_verilog() run_rewrite_verilog()
if (args.fpga_flow == "vpr_blif"): if (args.fpga_flow == "vpr_blif"):
collect_files_for_vpr() collect_files_for_vpr()
# if (args.fpga_flow == "vtr"):
# run_odin2()
# run_abc_vtr()
# if (args.fpga_flow == "vtr_standard"):
# run_abc_for_standarad()
logger.info("Runing OpenFPGA Shell Engine ") logger.info("Runing OpenFPGA Shell Engine ")
run_openfpga_shell() run_openfpga_shell()
if args.end_flow_with_test: if args.end_flow_with_test: