riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

bug fix in through channel support in tileable routing

This commit is contained in:
tangxifan 2020-08-19 20:01:50 -06:00
parent 881672d46a
commit 8041c90f12
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vpr/src/route/route_common.cpp
View File

@ -292,7 +292,7 @@ bool try_route(int width_fac,
segment_inf, segment_inf,
router_opts.base_cost_type, router_opts.base_cost_type,
router_opts.trim_empty_channels, router_opts.trim_empty_channels,
router_opts.trim_obs_channels, router_opts.trim_obs_channels || det_routing_arch->through_channel,
router_opts.clock_modeling, router_opts.clock_modeling,
directs, num_directs, directs, num_directs,
&warning_count); &warning_count);