riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

streamline fabric verilog options

This commit is contained in:
tangxifan 2020-07-05 11:28:14 -06:00
parent 83e26adf90
commit 7c2a0a6ad2
2 changed files with 0 additions and 14 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
openfpga/src/fpga_verilog/fabric_verilog_options.cpp
View File

@ -18,9 +18,6 @@ FabricVerilogOption::FabricVerilogOption() {
include_timing_ = false; include_timing_ = false;
explicit_port_mapping_ = false; explicit_port_mapping_ = false;
compress_routing_ = false; compress_routing_ = false;
print_top_testbench_ = false;
print_formal_verification_top_netlist_ = false;
reference_verilog_file_path_.clear();
print_user_defined_template_ = false; print_user_defined_template_ = false;
verbose_output_ = false; verbose_output_ = false;
} }

11
openfpga/src/fpga_verilog/fabric_verilog_options.h
View File

@ -23,10 +23,6 @@ class FabricVerilogOption {
bool include_signal_init() const; bool include_signal_init() const;
bool explicit_port_mapping() const; bool explicit_port_mapping() const;
bool compress_routing() const; bool compress_routing() const;
bool print_top_testbench() const;
bool print_formal_verification_top_netlist() const;
bool print_autocheck_top_testbench() const;
std::string reference_verilog_file_path() const;
bool print_user_defined_template() const; bool print_user_defined_template() const;
bool verbose_output() const; bool verbose_output() const;
public: /* Public mutators */ public: /* Public mutators */
@ -36,9 +32,6 @@ class FabricVerilogOption {
void set_include_signal_init(const bool& enabled); void set_include_signal_init(const bool& enabled);
void set_explicit_port_mapping(const bool& enabled); void set_explicit_port_mapping(const bool& enabled);
void set_compress_routing(const bool& enabled); void set_compress_routing(const bool& enabled);
void set_print_top_testbench(const bool& enabled);
void set_print_formal_verification_top_netlist(const bool& enabled);
void set_print_autocheck_top_testbench(const std::string& reference_verilog_file_path);
void set_print_user_defined_template(const bool& enabled); void set_print_user_defined_template(const bool& enabled);
void set_verbose_output(const bool& enabled); void set_verbose_output(const bool& enabled);
private: /* Internal Data */ private: /* Internal Data */
@ -48,10 +41,6 @@ class FabricVerilogOption {
bool include_timing_; bool include_timing_;
bool explicit_port_mapping_; bool explicit_port_mapping_;
bool compress_routing_; bool compress_routing_;
bool print_top_testbench_;
bool print_formal_verification_top_netlist_;
/* print_autocheck_top_testbench will be enabled when reference file path is not empty */
std::string reference_verilog_file_path_;
bool print_user_defined_template_; bool print_user_defined_template_;
bool verbose_output_; bool verbose_output_;
}; };