riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[Tool] Minor bug fix

This commit is contained in:
tangxifan 2020-12-04 17:18:02 -07:00
parent 1c3f625e41
commit 7206cafc0e
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vpr/src/tileable_rr_graph/rr_graph_builder_utils.cpp
View File

@ -115,7 +115,7 @@ size_t get_grid_num_pins(const t_grid_tile& cur_grid,
for (const e_side& side : {TOP, RIGHT, BOTTOM, LEFT}) {
/* skip unwanted sides */
if ( (true == is_io_type(cur_grid.type))
&& (side != io_side) ) {
&& (side != io_side) && (NUM_SIDES != io_side)) {
continue;
}
/* Get pin list */