riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[Arch] Force empty tiles at corners for tileable I/O arch example

This commit is contained in:
tangxifan 2020-12-04 17:11:06 -07:00
parent 29fd13a42a
commit 1c3f625e41
1 changed files with 12 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
openfpga_flow/vpr_arch/k4_N4_tileableIO_40nm.xml
View File

@ -72,6 +72,12 @@
<row type="io" starty="H-2" priority="100"/>
<!-- A column of I/O in the W-2 column -->
<col type="io" startx="W-2" priority="100"/>
<!-- Bottom-left corner should be empty -->
<single type="EMPTY" x="0" y="0" priority="101"/>
<!-- Top-left corner should be empty -->
<single type="EMPTY" x="0" y="H-2" priority="101"/>
<!-- Bottom-right corner should be empty -->
<single type="EMPTY" x="W-2" y="0" priority="101"/>
<!--Fill with 'clb'-->
<fill type="clb" priority="10"/>
</auto_layout>
@ -86,6 +92,12 @@
<row type="io" starty="H-2" priority="100"/>
<!-- A column of I/O in the W-2 column -->
<col type="io" startx="W-2" priority="100"/>
<!-- Bottom-left corner should be empty -->
<single type="EMPTY" x="0" y="0" priority="101"/>
<!-- Top-left corner should be empty -->
<single type="EMPTY" x="0" y="H-2" priority="101"/>
<!-- Bottom-right corner should be empty -->
<single type="EMPTY" x="W-2" y="0" priority="101"/>
<!--Fill with 'clb'-->
<fill type="clb" priority="10"/>
</fixed_layout>