riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[core] update vtr

This commit is contained in:
tangxifan 2024-05-19 14:20:56 -07:00
parent 918bf79ca3
commit 5e0d208cc4
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vtr-verilog-to-routing

@ -1 +1 @@
Subproject commit 7b78e57ec9609086d13a450bd325ac0767fa7987
Subproject commit 76e9bc1142ef61af10a9d91d3336646e85070a3f