riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[doc] add file format for tile config tile and new option to ``build_fabric`` command

This commit is contained in:
tangxifan 2023-07-25 18:52:56 -07:00
parent 83428a209e
commit 589d73d7ae
3 changed files with 10 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

BIN
docs/source/manual/file_formats/figures/tile_style_top_left.png Normal file
View File

Binary file not shown.
Side by Side

After

Width:  |  Height:  |  Size: 99 KiB

2
docs/source/manual/file_formats/index.rst
View File

@ -37,3 +37,5 @@ OpenFPGA widely uses XML format for interchangable files
clock_network clock_network
io_naming_file io_naming_file
tile_config_tile

8
docs/source/manual/openfpga_shell/openfpga_commands/setup_commands.rst
View File

@ -253,6 +253,14 @@ build_fabric
Enable compression on routing architecture modules. Strongly recommend this as it will minimize the number of routing modules to be outputted. It can reduce the netlist size significantly. Enable compression on routing architecture modules. Strongly recommend this as it will minimize the number of routing modules to be outputted. It can reduce the netlist size significantly.
.. option:: --group_tile <string>
Group fine-grained programmable blocks, connection blocks and switch blocks into tiles. Once enabled, tiles will be added to the top-level module. Otherwise, the top-level module consists of programmable blocks, connection blocks and switch blocks. The tile style can be customized through a file. See details in :ref:`file_formats_tile_config_file`.
.. warning:: This option does not support ``--duplicate_grid_pin``!
.. warning:: This option requires ``--compress_routing`` to be enabled!
.. option:: --duplicate_grid_pin .. option:: --duplicate_grid_pin
Enable pin duplication on grid modules. This is optional unless ultra-dense layout generation is needed Enable pin duplication on grid modules. This is optional unless ultra-dense layout generation is needed