riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[core] code format

This commit is contained in:
tangxifan 2024-06-25 12:25:16 -07:00
parent 66af73e91e
commit 4640e74e7e
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
libs/libarchopenfpga/src/read_xml_tile_annotation.cpp
View File

@ -102,9 +102,9 @@ static void read_xml_tile_global_port_annotation(
.as_bool(false));
/* Get clock tree attributes if this is a clock, reset or set */
if (tile_annotation.global_port_is_clock(tile_global_port_id)
|| tile_annotation.global_port_is_reset(tile_global_port_id)
|| tile_annotation.global_port_is_set(tile_global_port_id)) {
if (tile_annotation.global_port_is_clock(tile_global_port_id) ||
tile_annotation.global_port_is_reset(tile_global_port_id) ||
tile_annotation.global_port_is_set(tile_global_port_id)) {
tile_annotation.set_global_port_clock_arch_tree_name(
tile_global_port_id, get_attribute(xml_tile, "clock_arch_tree_name",
loc_data, pugiutil::ReqOpt::OPTIONAL)