riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[test] updating arch for perimeter cb

This commit is contained in:
tangxifan 2024-07-04 21:23:15 -07:00
parent 5865aebf93
commit 4064c29d49
1 changed files with 15 additions and 15 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

30
openfpga_flow/vpr_arch/k4_N4_tileable_IoSubtile_PerimeterCb_40nm.xml
View File

@ -65,10 +65,10 @@
<output name="inpad" num_pins="1"/>
<fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10"/>
<pinlocations pattern="custom">
<loc side="left">fpga_input[0:0].inpad</loc>
<loc side="left"></loc>
<loc side="top"></loc>
<loc side="right">fpga_input[1:1].inpad</loc>
<loc side="bottom">fpga_input[2:3].inpad</loc>
<loc side="right"></loc>
<loc side="bottom">fpga_input[0:3].inpad</loc>
</pinlocations>
</sub_tile>
<sub_tile name="fpga_output" capacity="2">
@ -80,8 +80,8 @@
<pinlocations pattern="custom">
<loc side="left"></loc>
<loc side="top"></loc>
<loc side="right">fpga_output[0:0].outpad</loc>
<loc side="bottom">fpga_output[1:1].outpad</loc>
<loc side="right"></loc>
<loc side="bottom">fpga_output[0:1].outpad</loc>
</pinlocations>
</sub_tile>
</tile>
@ -93,10 +93,10 @@
<output name="inpad" num_pins="1"/>
<fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10"/>
<pinlocations pattern="custom">
<loc side="left">fpga_input[0:0].inpad</loc>
<loc side="left">fpga_input[0:3].inpad</loc>
<loc side="right"></loc>
<loc side="top">fpga_input[1:1].inpad</loc>
<loc side="bottom">fpga_input[2:3].inpad</loc>
<loc side="top"></loc>
<loc side="bottom"></loc>
</pinlocations>
</sub_tile>
<sub_tile name="fpga_output" capacity="2">
@ -106,10 +106,10 @@
<input name="outpad" num_pins="1"/>
<fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10"/>
<pinlocations pattern="custom">
<loc side="left"></loc>
<loc side="left">fpga_output[0:1].outpad</loc>
<loc side="right"></loc>
<loc side="top">fpga_output[0:0].outpad</loc>
<loc side="bottom">fpga_output[1:1].outpad</loc>
<loc side="top"></loc>
<loc side="bottom"></loc>
</pinlocations>
</sub_tile>
</tile>
@ -150,8 +150,8 @@
<fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10"/>
<pinlocations pattern="custom">
<loc side="left"></loc>
<loc side="right">fpga_input[0:1].inpad</loc>
<loc side="top">fpga_input[2:3].inpad</loc>
<loc side="right">fpga_input[0:3].inpad</loc>
<loc side="top"></loc>
<loc side="bottom"></loc>
</pinlocations>
</sub_tile>
@ -163,8 +163,8 @@
<fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10"/>
<pinlocations pattern="custom">
<loc side="left"></loc>
<loc side="right">fpga_output[0:0].outpad</loc>
<loc side="top">fpga_output[1:1].outpad</loc>
<loc side="right">fpga_output[0:1].outpad</loc>
<loc side="top"></loc>
<loc side="bottom"></loc>
</pinlocations>
</sub_tile>