riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Updating qlf_yosys.tcl file with correct condition to pick .so

This commit is contained in:
Lalit Sharma 2021-04-19 05:55:10 -07:00
parent d6d3b7e6a2
commit 3e5ebc3dc3
1 changed files with 5 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
openfpga_flow/misc/qlf_yosys.tcl
View File

@ -1,8 +1,10 @@
# Yosys synthesis script for ${TOP_MODULE} # Yosys synthesis script for ${TOP_MODULE}
yosys -import yosys -import
if { [info exists ::env(YOSYS)] } {
if { [info procs ql-qlf] == {} } { plugin -i ql-qlf } set yosys_dir [file dirname $env(YOSYS)]
yosys -import ;# ingest plugin commands if { [file exists $yosys_dir/../share/yosys/plugins/ql-qlf.so] == 1 } { plugin -i ql-qlf }
yosys -import ;# ingest plugin commands
}
# Read verilog files # Read verilog files
${READ_VERILOG_FILE} ${READ_VERILOG_FILE}