riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[Benchmark] Remove replicate micro benchmarks

This commit is contained in:
tangxifan 2021-02-22 10:22:19 -07:00
parent 9b6b2068ee
commit 2dbdc2644f
2 changed files with 0 additions and 29 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
openfpga_flow/benchmarks/quicklogic_tests/routing_test/routing_test.act
View File

@ -1,10 +0,0 @@
IN0 0.505000 0.204400
IN1 0.491000 0.206000
IN2 0.472000 0.204400
clk 0.500000 2.000000
OUT1 0.491000 0.206000
OUT0 0.505000 0.204400
OUT2 0.472000 0.204400
n15 0.491000 0.101146
n18 0.505000 0.103222
n21 0.472000 0.096477

19
openfpga_flow/benchmarks/quicklogic_tests/routing_test/routing_test.v
View File

@ -1,19 +0,0 @@
module routing_test(IN0,IN1,IN2, clk, OUT0,OUT1,OUT2);
input wire IN0,IN1,IN2,clk;
output reg OUT0, OUT1, OUT2;
always @(posedge clk)
begin
OUT0 <= IN0;
OUT1 <= IN1;
OUT2 <= IN2;
end
endmodule