riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[FPGA-Verilog] Fix bugs

This commit is contained in:
tangxifan 2022-01-31 14:23:04 -08:00
parent 6c29c286bc
commit 2b8e2de0c9
3 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
openfpga/src/fpga_verilog/verilog_auxiliary_netlists.cpp
View File

@ -40,14 +40,14 @@ void print_verilog_fabric_include_netlist(const NetlistManager& netlist_manager,
if (use_relative_path) {
src_dir.clear();
}
std::string verilog_fname = src_dir + std::string(FABRIC_INCLUDE_VERILOG_NETLIST_FILE_NAME);
std::string verilog_fpath = src_dir_path + std::string(FABRIC_INCLUDE_VERILOG_NETLIST_FILE_NAME);
/* Create the file stream */
std::fstream fp;
fp.open(verilog_fname, std::fstream::out | std::fstream::trunc);
fp.open(verilog_fpath, std::fstream::out | std::fstream::trunc);
/* Validate the file stream */
check_file_stream(verilog_fname.c_str(), fp);
check_file_stream(verilog_fpath.c_str(), fp);
/* Print the title */
print_verilog_file_header(fp, std::string("Fabric Netlist Summary"), include_time_stamp);

2
openfpga/src/fpga_verilog/verilog_grid.cpp
View File

@ -212,7 +212,7 @@ void rec_print_verilog_logical_tile(NetlistManager& netlist_manager,
/* Create the file stream */
std::fstream fp;
fp.open(verilog_fname, std::fstream::out | std::fstream::trunc);
fp.open(verilog_fpath, std::fstream::out | std::fstream::trunc);
check_file_stream(verilog_fpath.c_str(), fp);

4
openfpga/src/fpga_verilog/verilog_top_module.cpp
View File

@ -53,9 +53,9 @@ void print_verilog_top_module(NetlistManager& netlist_manager,
/* Create the file stream */
std::fstream fp;
fp.open(verilog_fname, std::fstream::out | std::fstream::trunc);
fp.open(verilog_fpath, std::fstream::out | std::fstream::trunc);
check_file_stream(verilog_fname.c_str(), fp);
check_file_stream(verilog_fpath.c_str(), fp);
print_verilog_file_header(fp,
std::string("Top-level Verilog module for FPGA"),