riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

renaming files

This commit is contained in:
tangxifan 2019-08-20 21:01:38 -06:00
parent 59f1ac7310
commit 19472ace4e
5 changed files with 7 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vpr7_x2p/vpr/SRC/fpga_x2p/verilog/verilog_submodule_essential.cpp → vpr7_x2p/vpr/SRC/fpga_x2p/verilog/verilog_essential_gates.cpp
View File

@ -17,7 +17,7 @@
/* FPGA-Verilog context header files */ /* FPGA-Verilog context header files */
#include "verilog_global.h" #include "verilog_global.h"
#include "verilog_writer_utils.h" #include "verilog_writer_utils.h"
#include "verilog_submodule_essential.h" #include "verilog_essential_gates.h"
/************************************************ /************************************************

4
vpr7_x2p/vpr/SRC/fpga_x2p/verilog/verilog_submodule_essential.h → vpr7_x2p/vpr/SRC/fpga_x2p/verilog/verilog_essential_gates.h
View File

@ -6,8 +6,8 @@
* logic gates etc. * logic gates etc.
***********************************************/ ***********************************************/
#ifndef VERILOG_SUBMODULE_ESSENTIAL_H #ifndef VERILOG_ESSENTIAL_GATES_H
#define VERILOG_SUBMODULE_ESSENTIAL_H #define VERILOG_ESSENTIAL_GATES_H
#include <string> #include <string>
#include "circuit_library.h" #include "circuit_library.h"

2
vpr7_x2p/vpr/SRC/fpga_x2p/verilog/verilog_submodule_mux.cpp → vpr7_x2p/vpr/SRC/fpga_x2p/verilog/verilog_mux.cpp
View File

@ -23,7 +23,7 @@
/* FPGA-Verilog context header files */ /* FPGA-Verilog context header files */
#include "verilog_global.h" #include "verilog_global.h"
#include "verilog_writer_utils.h" #include "verilog_writer_utils.h"
#include "verilog_submodule_mux.h" #include "verilog_mux.h"
/*********************************************** /***********************************************
* Generate Verilog codes modeling an branch circuit * Generate Verilog codes modeling an branch circuit

4
vpr7_x2p/vpr/SRC/fpga_x2p/verilog/verilog_submodule_mux.h → vpr7_x2p/vpr/SRC/fpga_x2p/verilog/verilog_mux.h
View File

@ -2,8 +2,8 @@
* Header file for verilog_submodule_mux.cpp * Header file for verilog_submodule_mux.cpp
**********************************************/ **********************************************/
#ifndef VERILOG_SUBMODULE_MUX_H #ifndef VERILOG_MUX_H
#define VERILOG_SUBMODULE_MUX_H #define VERILOG_MUX_H
/* Include other header files which are dependency on the function declared below */ /* Include other header files which are dependency on the function declared below */
#include <fstream> #include <fstream>

2
vpr7_x2p/vpr/SRC/fpga_x2p/verilog/verilog_submodules.c
View File

@ -39,7 +39,7 @@
#include "verilog_submodules.h" #include "verilog_submodules.h"
#include "mux_utils.h" #include "mux_utils.h"
#include "verilog_submodule_mux.h" #include "verilog_mux.h"
/***** Subroutines *****/ /***** Subroutines *****/