riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

minor fixing on comment

This commit is contained in:
tangxifan 2019-08-25 16:35:49 -06:00
parent 706b7f3427
commit 14db2bf1a9
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vpr7_x2p/vpr/SRC/fpga_x2p/verilog/verilog_writer_utils.cpp
View File

@ -77,7 +77,7 @@ void print_verilog_module_definition(std::fstream& fp,
const std::string& module_name) { const std::string& module_name) {
check_file_handler(fp); check_file_handler(fp);
print_verilog_comment(fp, std::string("//----- Verilog module for " + module_name + " -----")); print_verilog_comment(fp, std::string("----- Verilog module for " + module_name + " -----"));
fp << "module " << module_name << "(" << std::endl; fp << "module " << module_name << "(" << std::endl;
} }