riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Correct verilog syntax error in autocheck testbench

This commit is contained in:
Aur??Lien ALACCHI 2018-12-08 17:40:23 -07:00
parent d716b67e23
commit 10866d1852
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
vpr7_x2p/vpr/SRC/fpga_spice/verilog/verilog_autocheck_tb.c
View File

@ -543,8 +543,8 @@ void dump_verilog_top_auto_testbench_ports(FILE* fp,
gio_inout_prefix, iopad_verilog_model->prefix, iopad_idx);
// AA: Generate wire and reg to autocheck with benchmark
if(VPACK_OUTPAD == logical_block[iblock].type) {
fprintf(fp, "wire %s_benchmark\n", logical_block[iblock].name);
fprintf(fp, "reg %s_verification\n", logical_block[iblock].name);
fprintf(fp, "wire %s_benchmark;\n", logical_block[iblock].name);
fprintf(fp, "reg %s_verification;\n", logical_block[iblock].name);
}
}
@ -594,8 +594,8 @@ void dump_verilog_top_auto_testbench_check(FILE* fp){
fprintf(fp, " %s_verification <= %s_benchmark ^ %s_%s_%d_ ;\n", logical_block[iblock].name, logical_block[iblock].name, logical_block[iblock].name, gio_inout_prefix, iopad_idx);
}
}
fprintf(fp, " end\n\n");
}
fprintf(fp, " end\n\n");
for (iblock = 0; iblock < num_logical_blocks; iblock++) {
if (iopad_verilog_model == logical_block[iblock].mapped_spice_model) {
iopad_idx = logical_block[iblock].mapped_spice_model_index;