riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[Flow] Add comments to clarify the limitations

This commit is contained in:
tangxifan 2021-10-30 19:17:11 -07:00
parent 7f999d03c6
commit 0d14aa4cb8
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
openfpga_flow/misc/ys_tmpl_yosys_vpr_bram_flow.ys
View File

@ -45,6 +45,7 @@ share
opt -nodffe -nosdff opt -nodffe -nosdff
fsm fsm
# Run a quick follow-up optimization to sweep out unused nets/signals # Run a quick follow-up optimization to sweep out unused nets/signals
# FIXME: In Yosys v0.10, when options '-nodffe' and '-nosdff' is on, some dual-port ram cannot be inferred correctly
opt -fast #-nodffe -nosdff opt -fast #-nodffe -nosdff
# Optimize any memory cells by merging share-able ports and collecting all the ports belonging to memorcy cells # Optimize any memory cells by merging share-able ports and collecting all the ports belonging to memorcy cells
memory -nomap memory -nomap