riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Updating files to use the updated yosys. Also enabling yosys-plugins compilation 

REsolving conflicts while rebasing to master
This commit is contained in:
Lalit Sharma 2021-03-22 23:13:06 -07:00
parent 685cd2f297
commit 0c75859d86
2 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
CMakeLists.txt
View File

@ -241,6 +241,7 @@ add_custom_target(
# yosys compilation ends # yosys compilation ends
# yosys-plugins compilation starts # yosys-plugins compilation starts
# run makefile provided, we pass-on the options to the local make file
add_custom_target( add_custom_target(
yosys-plugins ALL yosys-plugins ALL
COMMAND $(MAKE) COMMAND $(MAKE)

1
openfpga_flow/misc/ys_tmpl_yosys_vpr_bram_flow.ys
View File

@ -65,6 +65,7 @@ opt_expr -mux_undef
simplemap simplemap
opt_expr opt_expr
opt_merge opt_merge
#opt_rmdff
opt_clean opt_clean
opt opt
dfflegalize -cell $_DFF_?_ 01 -cell $_DFF_?P?_ r -cell $_SDFF_?P?_ r dfflegalize -cell $_DFF_?_ 01 -cell $_DFF_?P?_ r -cell $_SDFF_?P?_ r