38 lines
1.3 KiB
Plaintext
38 lines
1.3 KiB
Plaintext
|
# = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =
|
||
|
|
# Configuration file for running experiments
|
||
|
|
# = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =
|
||
|
|
# timeout_each_job : FPGA Task script splits fpga flow into multiple jobs
|
||
|
|
# Each job execute fpga_flow script on combination of architecture & benchmark
|
||
|
|
# timeout_each_job is timeout for each job
|
||
|
|
# = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =
|
||
|
|
|
||
|
|
[GENERAL]
|
||
|
|
power_tech_file = ${PATH:OPENFPGA_PATH}/openfpga_flow/tech/PTM_22nm/22nm.xml
|
||
|
|
power_analysis = true
|
||
|
|
spice_output=false
|
||
|
|
verilog_output=true
|
||
|
|
timeout_each_job = 20*60
|
||
|
|
|
||
|
|
[ARCHITECTURES]
|
||
|
|
arch0=${PATH:OPENFPGA_PATH}/openfpga_flow/arch/template/k6_N10_sram_chain_HC_template.xml
|
||
|
|
|
||
|
|
[BENCHMARKS]
|
||
|
|
bench0=${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/MCNC_Verilog/s298/s298.v
|
||
|
|
bench1=${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/MCNC_Verilog/alu4/alu4.v
|
||
|
|
bench2=${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/MCNC_Verilog/tseng/tseng.v
|
||
|
|
|
||
|
|
[SYNTHESIS_PARAM]
|
||
|
|
bench0_top = s298
|
||
|
|
bench1_top = alu4
|
||
|
|
bench2_top = tseng
|
||
|
|
|
||
|
|
[SCRIPT_PARAM]
|
||
|
|
min_route_chan_width=1.3
|
||
|
|
end_flow_with_test=
|
||
|
|
vpr_fpga_verilog_include_icarus_simulator=
|
||
|
|
vpr_fpga_verilog_formal_verification_top_netlist=
|
||
|
|
vpr_fpga_verilog_include_timing=
|
||
|
|
vpr_fpga_verilog_include_signal_init=
|
||
|
|
vpr_fpga_verilog_print_autocheck_top_testbench=
|
||
|
|
|
||
|
|
[POST_RUN]
|