riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
OpenFPGA/openfpga/src/fpga_verilog/verilog_decoders.h

41 lines
1.3 KiB
C
Raw Normal View History

add decode utils to libopenfpga and adapt local decoder writer in Verilog
2020-02-16 13:21:59 -06:00
#ifndef VERILOG_DECODERS_H
#define VERILOG_DECODERS_H
/********************************************************************
* Include header files that are required by function declaration
*******************************************************************/
#include <fstream>
#include <string>
#include <vector>
#include "circuit_library.h"
add architecture decoder (for frame-based config memory) to Verilog writer
2020-05-27 15:25:06 -05:00
#include "decoder_library.h"
[engine] update source files subject to code formatting rules
2022-10-06 19:08:50 -05:00
#include "fabric_verilog_options.h"
add decode utils to libopenfpga and adapt local decoder writer in Verilog
2020-02-16 13:21:59 -06:00
#include "module_manager.h"
[engine] update source files subject to code formatting rules
2022-10-06 19:08:50 -05:00
#include "mux_graph.h"
#include "mux_library.h"
plug in netlist manager and now the include_netlist appears in one unique file
2020-04-23 21:42:11 -05:00
#include "netlist_manager.h"
[Tool] Support default_net_type Verilog syntex in fabric generator
2021-02-28 12:57:40 -06:00
#include "verilog_port_types.h"
add decode utils to libopenfpga and adapt local decoder writer in Verilog
2020-02-16 13:21:59 -06:00
/********************************************************************
* Function declaration
*******************************************************************/
/* begin namespace openfpga */
namespace openfpga {
[engine] update source files subject to code formatting rules
2022-10-06 19:08:50 -05:00
void print_verilog_submodule_mux_local_decoders(
const ModuleManager& module_manager, NetlistManager& netlist_manager,
const MuxLibrary& mux_lib, const CircuitLibrary& circuit_lib,
const std::string& submodule_dir, const std::string& submodule_dir_name,
const FabricVerilogOption& options);
add architecture decoder (for frame-based config memory) to Verilog writer
2020-05-27 15:25:06 -05:00
[engine] update source files subject to code formatting rules
2022-10-06 19:08:50 -05:00
void print_verilog_submodule_arch_decoders(
const ModuleManager& module_manager, NetlistManager& netlist_manager,
const DecoderLibrary& decoder_lib, const std::string& submodule_dir,
const std::string& submodule_dir_name, const FabricVerilogOption& options);
add architecture decoder (for frame-based config memory) to Verilog writer
2020-05-27 15:25:06 -05:00
add decode utils to libopenfpga and adapt local decoder writer in Verilog
2020-02-16 13:21:59 -06:00
} /* end namespace openfpga */
#endif