7 lines
161 B
Plaintext
7 lines
161 B
Plaintext
|
# Yosys synthesis script for ${TOP_MODULE}
|
||
|
|
# Read verilog files
|
||
|
|
${READ_VERILOG_FILE}
|
||
|
|
|
||
|
|
synth_quicklogic -blif ${OUTPUT_BLIF} -adder -openfpga -top ${TOP_MODULE}
|
||
|
|
|