OpenFPGA/openfpga/test_blif/and.v

15 lines
124 B
Coq
Raw Normal View History

`timescale 1ns / 1ps
module top(
a,
b,
c);
input wire a;
input wire b;
output wire c;
assign c = a & b;
endmodule