8 lines
342 B
C
8 lines
342 B
C
|
|
||
|
void dump_verilog_submodules(t_sram_orgz_info* cur_sram_orgz_info,
|
||
|
char* verilog_dir,
|
||
|
char* submodule_dir,
|
||
|
t_arch Arch,
|
||
|
t_det_routing_arch* routing_arch,
|
||
|
t_syn_verilog_opts fpga_verilog_opts);
|