2020-02-16 17:04:41 -06:00
|
|
|
#ifndef VERILOG_GRID_H
|
|
|
|
|
#define VERILOG_GRID_H
|
|
|
|
|
|
|
|
|
|
/********************************************************************
|
|
|
|
|
* Include header files that are required by function declaration
|
|
|
|
|
*******************************************************************/
|
|
|
|
|
#include <string>
|
2022-10-06 19:08:50 -05:00
|
|
|
|
|
|
|
|
#include "fabric_verilog_options.h"
|
2020-02-16 17:04:41 -06:00
|
|
|
#include "module_manager.h"
|
2023-09-17 19:29:11 -05:00
|
|
|
#include "module_name_map.h"
|
2020-04-23 21:42:11 -05:00
|
|
|
#include "netlist_manager.h"
|
2022-10-06 19:08:50 -05:00
|
|
|
#include "vpr_context.h"
|
2020-02-16 17:04:41 -06:00
|
|
|
#include "vpr_device_annotation.h"
|
|
|
|
|
|
|
|
|
|
/********************************************************************
|
|
|
|
|
* Function declaration
|
|
|
|
|
*******************************************************************/
|
|
|
|
|
|
|
|
|
|
/* begin namespace openfpga */
|
|
|
|
|
namespace openfpga {
|
|
|
|
|
|
2022-10-06 19:08:50 -05:00
|
|
|
void print_verilog_grids(
|
|
|
|
|
NetlistManager& netlist_manager, const ModuleManager& module_manager,
|
2023-09-17 19:33:10 -05:00
|
|
|
const ModuleNameMap& module_name_map, const DeviceContext& device_ctx,
|
|
|
|
|
const VprDeviceAnnotation& device_annotation, const std::string& subckt_dir,
|
|
|
|
|
const std::string& subckt_dir_name, const FabricVerilogOption& options,
|
|
|
|
|
const bool& verbose);
|
2020-02-16 17:04:41 -06:00
|
|
|
|
|
|
|
|
} /* end namespace openfpga */
|
|
|
|
|
|
|
|
|
|
#endif
|
