OpenFPGA/vpr7_x2p/vpr/SRC/fpga_x2p/verilog/verilog_mux.h

24 lines
790 B
C
Raw Normal View History

/***********************************************
* Header file for verilog_submodule_mux.cpp
**********************************************/
2019-08-20 22:01:38 -05:00
#ifndef VERILOG_MUX_H
#define VERILOG_MUX_H
/* Include other header files which are dependency on the function declared below */
#include <fstream>
#include "circuit_library.h"
#include "mux_graph.h"
#include "mux_library.h"
#include "module_manager.h"
void print_verilog_submodule_muxes(ModuleManager& module_manager,
const MuxLibrary& mux_lib,
const CircuitLibrary& circuit_lib,
t_sram_orgz_info* cur_sram_orgz_info,
char* verilog_dir,
char* submodule_dir);
#endif