riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
OpenFPGA/.travis/verilog_reg_test.sh

91 lines
4.6 KiB
Bash
Raw Normal View History

add missing files for Travis
2019-04-10 02:24:37 -05:00
#!/bin/bash
set -e
Added travis fold for Python Task [ci skip]
2019-08-31 23:36:18 -05:00
start_section "OpenFPGA.TaskTun" "${GREEN}..Running_Regression..${NC}"
remove simulation settings from openfpga arch XML update travis to split CI tests fix errors in travis configuration fixing travis errors in scripts keep fixing travis fix travis on build.sh bug fixing in travis CI bug fix in travis regression test run fixing bugs in the travis scripts bug fix in travis script: remove common.sh in regression test call keep bug fixing in travis
2020-06-11 13:05:12 -05:00
cd ${TRAVIS_BUILD_DIR}
add duplicate_grid_pin to travis integration
2019-12-30 15:06:20 -06:00
deploy openfpga shell in Travis CI
2020-04-12 13:57:13 -05:00
###############################################
# OpenFPGA Shell with VPR8
##############################################
remove obselete codes and update regression tests
2020-07-04 18:31:34 -05:00
echo -e "OpenFPGA Feature Testing for Verilog-to-Verification";
deploy the tests to CI
2020-05-04 13:36:06 -05:00
add more test cases about LUT design and deploy to CI
2020-05-01 16:05:59 -05:00
echo -e "Testing Verilog generation for LUTs: a single mode LUT6 FPGA using micro benchmarks";
Reorganize task directory
2020-07-04 20:06:41 -05:00
python3 openfpga_flow/scripts/run_fpga_task.py lut_design/single_mode --debug --show_thread_logs
deploy single mode in regression tests
2020-04-20 14:16:52 -05:00
add more test cases about LUT design and deploy to CI
2020-05-01 16:05:59 -05:00
echo -e "Testing Verilog generation for LUTs: simple fracturable LUT6 ";
Reorganize task directory
2020-07-04 20:06:41 -05:00
python3 openfpga_flow/scripts/run_fpga_task.py lut_design/frac_lut --debug --show_thread_logs
add more test cases about LUT design and deploy to CI
2020-05-01 16:05:59 -05:00
echo -e "Testing Verilog generation for LUTs: LUT6 with intermediate buffers";
Reorganize task directory
2020-07-04 20:06:41 -05:00
python3 openfpga_flow/scripts/run_fpga_task.py lut_design/intermediate_buffer --debug --show_thread_logs
deploy openfpga shell in Travis CI
2020-04-12 13:57:13 -05:00
add untileable test case to Travis CI
2020-04-12 15:08:24 -05:00
echo -e "Testing Verilog generation with VPR's untileable routing architecture ";
Reorganize task directory
2020-07-04 20:06:41 -05:00
python3 openfpga_flow/scripts/run_fpga_task.py untileable --debug --show_thread_logs
add untileable test case to Travis CI
2020-04-12 15:08:24 -05:00
add test case of BRAM to Travis CI
2020-04-12 15:27:05 -05:00
echo -e "Testing Verilog generation with hard adder chain in CLBs ";
Reorganize task directory
2020-07-04 20:06:41 -05:00
python3 openfpga_flow/scripts/run_fpga_task.py hard_adder --debug --show_thread_logs
add test case of BRAM to Travis CI
2020-04-12 15:27:05 -05:00
echo -e "Testing Verilog generation with 16k block RAMs ";
Reorganize task directory
2020-07-04 20:06:41 -05:00
python3 openfpga_flow/scripts/run_fpga_task.py bram/dpram16k --debug --show_thread_logs
add test case of BRAM to Travis CI
2020-04-12 15:27:05 -05:00
add test case of wide BRAM 16k to Travis CI
2020-04-12 15:37:08 -05:00
echo -e "Testing Verilog generation with 16k block RAMs spanning two columns ";
Reorganize task directory
2020-07-04 20:06:41 -05:00
python3 openfpga_flow/scripts/run_fpga_task.py bram/wide_dpram16k --debug --show_thread_logs
add test case of wide BRAM 16k to Travis CI
2020-04-12 15:37:08 -05:00
add io test cases to Travis CI
2020-04-12 16:01:47 -05:00
echo -e "Testing Verilog generation with different I/O capacities on each side of an FPGA ";
Reorganize task directory
2020-07-04 20:06:41 -05:00
python3 openfpga_flow/scripts/run_fpga_task.py io/multi_io_capacity --debug --show_thread_logs
add io test cases to Travis CI
2020-04-12 16:01:47 -05:00
echo -e "Testing Verilog generation with I/Os only on left and right sides of an FPGA ";
Reorganize task directory
2020-07-04 20:06:41 -05:00
python3 openfpga_flow/scripts/run_fpga_task.py io/reduced_io --debug --show_thread_logs
add io test cases to Travis CI
2020-04-12 16:01:47 -05:00
add long adder chain to Travis CI
2020-04-12 16:43:19 -05:00
echo -e "Testing Verilog generation with adder chain across an FPGA";
Reorganize task directory
2020-07-04 20:06:41 -05:00
python3 openfpga_flow/scripts/run_fpga_task.py fabric_chain/adder_chain --debug --show_thread_logs
add long adder chain to Travis CI
2020-04-12 16:43:19 -05:00
add register chain and scan chain to Travis CI
2020-04-12 16:28:22 -05:00
echo -e "Testing Verilog generation with shift register chain across an FPGA";
Reorganize task directory
2020-07-04 20:06:41 -05:00
python3 openfpga_flow/scripts/run_fpga_task.py fabric_chain/register_chain --debug --show_thread_logs
add register chain and scan chain to Travis CI
2020-04-12 16:28:22 -05:00
echo -e "Testing Verilog generation with scan chain across an FPGA";
Reorganize task directory
2020-07-04 20:06:41 -05:00
python3 openfpga_flow/scripts/run_fpga_task.py fabric_chain/scan_chain --debug --show_thread_logs
add register chain and scan chain to Travis CI
2020-04-12 16:28:22 -05:00
add test cases on different routing multiplexer circuit designs to Travis CI
2020-04-12 16:39:45 -05:00
echo -e "Testing Verilog generation with routing mutliplexers implemented by tree structure";
Reorganize task directory
2020-07-04 20:06:41 -05:00
python3 openfpga_flow/scripts/run_fpga_task.py mux_design/tree_structure --debug --show_thread_logs
add test cases on different routing multiplexer circuit designs to Travis CI
2020-04-12 16:39:45 -05:00
echo -e "Testing Verilog generation with routing mutliplexers implemented by standard cell MUX2";
Reorganize task directory
2020-07-04 20:06:41 -05:00
python3 openfpga_flow/scripts/run_fpga_task.py mux_design/stdcell_mux2 --debug --show_thread_logs
add test cases on different routing multiplexer circuit designs to Travis CI
2020-04-12 16:39:45 -05:00
deploy local encoder to CI
2020-05-01 15:56:07 -05:00
echo -e "Testing Verilog generation with routing mutliplexers implemented by local encoders";
Reorganize task directory
2020-07-04 20:06:41 -05:00
python3 openfpga_flow/scripts/run_fpga_task.py mux_design/local_encoder --debug --show_thread_logs
deploy local encoder to CI
2020-05-01 15:56:07 -05:00
add behavioral verilog test case to Travis CI
2020-04-12 20:55:47 -05:00
echo -e "Testing Verilog generation with behavioral description";
Reorganize task directory
2020-07-04 20:06:41 -05:00
python3 openfpga_flow/scripts/run_fpga_task.py behavioral_verilog --debug --show_thread_logs
add behavioral verilog test case to Travis CI
2020-04-12 20:55:47 -05:00
add implicit verilog test case to Travis CI
2020-04-12 21:00:20 -05:00
echo -e "Testing implicit Verilog generation";
Reorganize task directory
2020-07-04 20:06:41 -05:00
python3 openfpga_flow/scripts/run_fpga_task.py implicit_verilog --debug --show_thread_logs
add implicit verilog test case to Travis CI
2020-04-12 21:00:20 -05:00
add flatten routing test case to Travis CI
2020-04-12 21:06:40 -05:00
echo -e "Testing Verilog generation with flatten routing modules";
Reorganize task directory
2020-07-04 20:06:41 -05:00
python3 openfpga_flow/scripts/run_fpga_task.py flatten_routing --debug --show_thread_logs
add flatten routing test case to Travis CI
2020-04-12 21:06:40 -05:00
add duplicated_grid_pin test case to Travis CI
2020-04-12 21:10:51 -05:00
echo -e "Testing Verilog generation with duplicated grid output pins";
Reorganize task directory
2020-07-04 20:06:41 -05:00
python3 openfpga_flow/scripts/run_fpga_task.py duplicated_grid_pin --debug --show_thread_logs
add duplicated_grid_pin test case to Travis CI
2020-04-12 21:10:51 -05:00
add spypad to regression test
2020-04-22 15:42:30 -05:00
echo -e "Testing Verilog generation with spy output pads";
Reorganize task directory
2020-07-04 20:06:41 -05:00
python3 openfpga_flow/scripts/run_fpga_task.py spypad --debug --show_thread_logs
add spypad to regression test
2020-04-22 15:42:30 -05:00
deploy fabric key test cases to CI
2020-06-12 12:38:05 -05:00
echo -e "Testing Secured FPGA fabrics";
Reorganize task directory
2020-07-04 20:06:41 -05:00
python3 openfpga_flow/scripts/run_fpga_task.py fabric_key/generate_vanilla_key --debug --show_thread_logs
python3 openfpga_flow/scripts/run_fpga_task.py fabric_key/generate_random_key --debug --show_thread_logs
python3 openfpga_flow/scripts/run_fpga_task.py fabric_key/load_external_key --debug --show_thread_logs
deploy fabric key test cases to CI
2020-06-12 12:38:05 -05:00
deploy power gating test cases to CI
2020-07-22 21:22:59 -05:00
echo -e "Testing Power-gating designs";
python3 openfpga_flow/scripts/run_fpga_task.py power_gated_design/power_gated_inverter --show_thread_logs --debug
deploy depopulated crossbar test case in CI
2020-07-24 19:07:12 -05:00
echo -e "Testing Depopulated crossbar in local routing";
python3 openfpga_flow/scripts/run_fpga_task.py depopulate_crossbar --debug --show_thread_logs
update travis script with example run on MCNC big20
2020-04-28 19:16:52 -05:00
# Verify MCNC big20 benchmark suite with ModelSim
# Please make sure you have ModelSim installed in the environment
# Otherwise, it will fail
Reorganize task directory
2020-07-04 20:06:41 -05:00
#python3 openfpga_flow/scripts/run_fpga_task.py mcnc_big20 --debug --show_thread_logs --maxthreads 20
#python3 openfpga_flow/scripts/run_modelsim.py mcnc_big20 --run_sim
update travis script with example run on MCNC big20
2020-04-28 19:16:52 -05:00
Added travis fold for Python Task [ci skip]
2019-08-31 23:36:18 -05:00
end_section "OpenFPGA.TaskTun"