5 lines
133 B
Plaintext
5 lines
133 B
Plaintext
|
# Rewrite the .blif to Verilog
|
||
|
|
# so that the pin sequence matches
|
||
|
|
read_blif rewritten_${OUTPUT_BLIF}
|
||
|
|
write_verilog ${OUTPUT_VERILOG}
|