2019-09-16 21:45:02 -05:00
|
|
|
# = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =
|
|
|
|
|
# Configuration file for running experiments
|
|
|
|
|
# = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =
|
|
|
|
|
# timeout_each_job : FPGA Task script splits fpga flow into multiple jobs
|
|
|
|
|
# Each job execute fpga_flow script on combination of architecture & benchmark
|
|
|
|
|
# timeout_each_job is timeout for each job
|
|
|
|
|
# = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =
|
|
|
|
|
|
|
|
|
|
[GENERAL]
|
|
|
|
|
power_tech_file = ${PATH:OPENFPGA_PATH}/openfpga_flow/tech/PTM_45nm/45nm.xml
|
|
|
|
|
power_analysis = true
|
|
|
|
|
spice_output=false
|
|
|
|
|
verilog_output=true
|
|
|
|
|
timeout_each_job = 20*60
|
|
|
|
|
fpga_flow=vpr_blif
|
|
|
|
|
|
|
|
|
|
[ARCHITECTURES]
|
|
|
|
|
arch0=${PATH:OPENFPGA_PATH}/openfpga_flow/arch/template/k6_N10_sram_chain_HC_tileable_template.xml
|
|
|
|
|
|
|
|
|
|
[BENCHMARKS]
|
|
|
|
|
bench0=${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/Test_Modes/test_modes.blif
|
|
|
|
|
|
|
|
|
|
[SYNTHESIS_PARAM]
|
|
|
|
|
bench0_top = test_modes
|
|
|
|
|
bench0_act = ${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/Test_Modes/test_modes.act
|
|
|
|
|
bench0_verilog = ${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/Test_Modes/test_modes.v
|
|
|
|
|
bench0_chan_width = 300
|
|
|
|
|
|
|
|
|
|
[SCRIPT_PARAM_FIX_ROUTE_CHAN_WIDTH]
|
|
|
|
|
fix_route_chan_width=300
|
|
|
|
|
vpr_fpga_verilog_include_icarus_simulator=
|
|
|
|
|
vpr_fpga_verilog_formal_verification_top_netlist=
|
|
|
|
|
vpr_fpga_verilog_include_timing=
|
|
|
|
|
vpr_fpga_verilog_include_signal_init=
|
|
|
|
|
vpr_fpga_verilog_print_autocheck_top_testbench=
|
|
|
|
|
vpr_fpga_bitstream_generator=
|
|
|
|
|
vpr_fpga_verilog_print_user_defined_template=
|
|
|
|
|
#vpr_fpga_verilog_print_report_timing_tcl=
|
|
|
|
|
vpr_fpga_verilog_print_sdc_pnr=
|
|
|
|
|
vpr_fpga_verilog_print_sdc_analysis=
|
2019-09-18 16:59:32 -05:00
|
|
|
vpr_fpga_x2p_compact_routing_hierarchy=
|
2019-09-16 21:45:02 -05:00
|
|
|
end_flow_with_test=
|
|
|
|
|
|
|
|
|
|
#[SCRIPT_PARAM_MIN_ROUTE_CHAN_WIDTH]
|
|
|
|
|
#min_route_chan_width=1.3
|
|
|
|
|
#vpr_fpga_verilog_include_icarus_simulator=
|
|
|
|
|
#vpr_fpga_verilog_formal_verification_top_netlist=
|
|
|
|
|
#vpr_fpga_verilog_include_timing=
|
|
|
|
|
#vpr_fpga_verilog_include_signal_init=
|
|
|
|
|
#vpr_fpga_verilog_print_autocheck_top_testbench=
|
|
|
|
|
#vpr_fpga_bitstream_generator=
|
|
|
|
|
#vpr_fpga_verilog_print_user_defined_template=
|
|
|
|
|
#vpr_fpga_verilog_print_report_timing_tcl=
|
|
|
|
|
#vpr_fpga_verilog_print_sdc_pnr=
|
|
|
|
|
#vpr_fpga_verilog_print_sdc_analysis=
|
|
|
|
|
#vpr_fpga_x2p_compact_routing_hierarchy=
|
|
|
|
|
#end_flow_with_test=
|
