2021-06-15 15:16:31 -05:00
|
|
|
# = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =
|
|
|
|
|
# Configuration file for running experiments
|
|
|
|
|
# = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =
|
|
|
|
|
# timeout_each_job : FPGA Task script splits fpga flow into multiple jobs
|
|
|
|
|
# Each job execute fpga_flow script on combination of architecture & benchmark
|
|
|
|
|
# timeout_each_job is timeout for each job
|
|
|
|
|
# = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =
|
|
|
|
|
|
|
|
|
|
[GENERAL]
|
|
|
|
|
run_engine=openfpga_shell
|
|
|
|
|
power_tech_file = ${PATH:OPENFPGA_PATH}/openfpga_flow/tech/PTM_45nm/45nm.xml
|
|
|
|
|
power_analysis = true
|
|
|
|
|
spice_output=false
|
|
|
|
|
verilog_output=true
|
|
|
|
|
timeout_each_job = 20*60
|
|
|
|
|
fpga_flow=yosys_vpr
|
|
|
|
|
|
|
|
|
|
[OpenFPGA_SHELL]
|
2021-10-30 20:03:59 -05:00
|
|
|
openfpga_shell_template=${PATH:OPENFPGA_PATH}/openfpga_flow/openfpga_shell_scripts/example_script.openfpga
|
2021-06-15 15:16:31 -05:00
|
|
|
openfpga_arch_file=${PATH:OPENFPGA_PATH}/openfpga_flow/openfpga_arch/k4_N4_40nm_cc_openfpga.xml
|
|
|
|
|
openfpga_sim_setting_file=${PATH:OPENFPGA_PATH}/openfpga_flow/openfpga_simulation_settings/auto_sim_openfpga.xml
|
2021-07-01 14:52:28 -05:00
|
|
|
openfpga_vpr_device_layout=
|
|
|
|
|
openfpga_fast_configuration=
|
2021-06-15 15:16:31 -05:00
|
|
|
|
|
|
|
|
[ARCHITECTURES]
|
|
|
|
|
arch0=${PATH:OPENFPGA_PATH}/openfpga_flow/vpr_arch/k4_N4_tileable_40nm.xml
|
|
|
|
|
|
|
|
|
|
[BENCHMARKS]
|
2021-07-01 14:52:28 -05:00
|
|
|
bench0=${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/micro_benchmark/signal_gen/clock_divider.v
|
2021-07-01 16:35:39 -05:00
|
|
|
bench1=${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/micro_benchmark/signal_gen/pulse_generator.v
|
|
|
|
|
bench2=${PATH:OPENFPGA_PATH}/openfpga_flow/benchmarks/micro_benchmark/signal_gen/reset_generator.v
|
2021-06-15 15:16:31 -05:00
|
|
|
|
|
|
|
|
[SYNTHESIS_PARAM]
|
2022-01-17 02:21:29 -06:00
|
|
|
bench_read_verilog_options_common = -nolatches
|
2021-07-01 14:52:28 -05:00
|
|
|
bench0_top = clock_divider
|
|
|
|
|
bench0_chan_width = 300
|
|
|
|
|
|
2021-07-01 16:35:39 -05:00
|
|
|
bench1_top = pulse_generator
|
|
|
|
|
bench1_chan_width = 300
|
2021-07-01 14:52:28 -05:00
|
|
|
|
2021-07-01 16:35:39 -05:00
|
|
|
bench2_top = reset_generator
|
|
|
|
|
bench2_chan_width = 300
|
2021-06-15 15:16:31 -05:00
|
|
|
|
|
|
|
|
[SCRIPT_PARAM_MIN_ROUTE_CHAN_WIDTH]
|
2021-10-30 20:03:59 -05:00
|
|
|
#end_flow_with_test=
|
|
|
|
|
vpr_fpga_verilog_formal_verification_top_netlist=
|
