riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
OpenFPGA/docs/source/fpga_verilog/sc_flow.rst

4 lines
69 B
ReStructuredText
Raw Normal View History

Adding documentation
2018-09-13 16:38:41 -05:00
From Verilog to Layout
======================
Adds titles and WiP tags for new parts. Tutorials included Added title and WiP tags for comprehension and also to see what is missing and what is going to happen in the near future in the documentation
2018-09-25 15:53:04 -05:00
**Under Construction**