interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
969 Commits 65 Branches 14 Tags 103 MiB
Commit Graph

3 Commits

Author SHA1 Message Date
oharboe 539527ab74 John McCarthy <jgmcc@magma.ca> cleans up the usage of the 
ejtag_info->ejtag_ctrl variable.  It was being overwritten by the value read back from the EJTAG CONTROL register.  Because of the way this register works you do not want to use the value returned to write the register, you always want to write the bits explicitly.

The second patch just reduces the DMA retries to 0 in anticipation of removing the retry code altogether.

git-svn-id: svn://svn.berlios.de/openocd/trunk@1049 b42882b7-edfa-0310-969c-e2dbd0fdcd60
 2008-10-14 06:21:17 +00:00
ntfreak a5806d21d2 - remove build warnings from mips_m4k.c and arm11.c 
- reformat whitespace arm11.c[ch]
- add missing svn props from mips32_dmaacc.[ch]

git-svn-id: svn://svn.berlios.de/openocd/trunk@1032 b42882b7-edfa-0310-969c-e2dbd0fdcd60
 2008-10-08 20:16:51 +00:00
oharboe 76be215ee1 John McCarthy <jgmcc@magma.ca> adds support for DMA mode access as supported by EJTAG 1.0/2.0 processors 
git-svn-id: svn://svn.berlios.de/openocd/trunk@1029 b42882b7-edfa-0310-969c-e2dbd0fdcd60
 2008-10-08 05:09:59 +00:00