interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
5,361 Commits 65 Branches 14 Tags 102 MiB
Commit Graph

3 Commits

Author SHA1 Message Date
Øyvind Harboe 2615bf4398 types: write memory now uses const 
Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
 2011-04-01 08:59:07 +02:00
Øyvind Harboe f6a3fc818b warnings: fix alignment warnings 
These warnings are for architectures that do not
support non-aligned word access.

Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
 2010-09-20 13:12:35 +02:00
Oleksandr Tymoshenko c3d51bf0da avr32: work-in-progress 
committed so as to ease cooperation and to let it be improved
over time.

So far it supports:
- halt/resume
- registers inspection
- memory inspection/modification

I'm still getting up to speed with OpenOCD internals and AVR32 so code is a little
bit messy and I'd appreciate any feedback.
 2010-08-15 21:51:34 +02:00