interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
4,277 Commits 65 Branches 14 Tags 102 MiB
Commit Graph

203 Commits

Author SHA1 Message Date
drath 22bc5194ae - added support for error handlers to JTAG scan commands (jtag_[plain_][ir|dr]_scan) 
- catch apparently broken JTAG IR scan after ARM926EJ-S CP15 operations
- added "arm7_9 dump_etb" command


git-svn-id: svn://svn.berlios.de/openocd/trunk@142 b42882b7-edfa-0310-969c-e2dbd0fdcd60
 2007-04-25 20:15:59 +00:00
drath 04dc98916d - explicitly disable monitor mode on ARM7/9 targets 
- added "prepare_reset_halt()" to target_type_t, which allows reset_halt to be prepared before a reset is asserted, possibly preventing communication with the target
- arm7/9 devices now use a breakpoint at 0x0 or reset vector catching for debug out of reset


git-svn-id: svn://svn.berlios.de/openocd/trunk@141 b42882b7-edfa-0310-969c-e2dbd0fdcd60
 2007-04-16 14:58:16 +00:00
drath 4a5f45e87d - merged XScale branch back into trunk 
- fixed some compiler warnigns in amt_jtagaccel.c, bitbang.c, parport.c
- free working area and register stuff if str7x block write algorithm failed
- check PC after exiting a target algorithm in armv4_5.c


git-svn-id: svn://svn.berlios.de/openocd/trunk@135 b42882b7-edfa-0310-969c-e2dbd0fdcd60
 2007-03-28 16:31:55 +00:00